An analog VLSI architecture for learning vector quantization (LVQ), with on-chip adaptation and dynamic storage of the analog templates, is presented. The architecture extends to Fuzzy ART and Kohonen self-organizing maps through digital programming. The analog memory and adaptive element of the LVQ cell comprise 6 MOS transistors and one capacitor, and provide for robust selfrefresh of the dynamic analog storage. Total cell size including distance and adaptive computations is 80 x 70 lambda in scalable MOSIS technology. Experimental results from a fabricated 16 x 16 cell prototype in 2 jm CMOS are included.
INTRODUCTION
Vector quantization (VQ) [I] is widely used for digital encoding of vectorial analog signals, with applications to pattem recognition and data compression in vision, speech and beyond. Leaming VQ (LVQ) augments coding with adaptive on-line construction of the template codebook, for optimal performance under changing input statistics. Neural variants on LVQ arc Adaptive Resonance Theory (ART) [2] and Kohonen self-organizing maps, among others.
In its basic form, the implementation of VQ involves a search among a set of vector templates for the one which best matches the input vector, according to a given distance metric. Learning continually adjusts the best matching templates towards the input. Several analog VLSI vector quantizers and their variants have been developed in recent years, e.g. [3]- [9] . The 16 x 16 VQ chip presented here is implemented in current-mode BiCMOS technology for low-power operation, and integrates learning as well as long-term dynamic capacitive storage of the analog templates using an incremental partial refresh scheme [12] .
ARCHITECTURE
The architecture of the learning vector quantizer is shown in Figure 
where X determines the rate of adaptation. In the case of Kohonen self-organizing maps 131, the neighbors of the winner, IC = ICWTA& 1, are also adjusted according to (4) to preserve topological ordering in the digital coding. The implemented architecture is also capable of performing fuzzy adaptive resonance [2] classification and leaming, for stable 0-7803-4455-3/98/$10.00 0 1998 IEEE
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currents. The winner-take-all (WTA) is implemented as a variation on the standard current-mode design in [ 10,111 with the addition of a triggered voltage-mode output stage for improved settling accuracy and speed [7] .
Learning and Refresh
Transistors M5 through M 10 implement the incremental update AyeI, when the cell is selected either for refresh, or for leaming (when kwA E 2 ) . The update AyZJ is constant amplitude, variable polarity. A constant-amplitude discrete update is easier to implement than a continuous update, and gives superior results in the presenceofanalog imprecisions in the implementation [ 131.
The polarity POL, of the update Ay', is precisely implemented by means of a binary controlled charge pump [ 121. The charge pump is free of switch charge injection parasitics, by avoiding clock signals on the MOS gates that couple capacitively into the storage capacitor. Vbn and Vbn are biased deep in subthreshold for precisely controlled increments and decrements as small as 10 pV. The timing of the update (and selection of the template) is performed by means of signals Sk and Sb [13] .
The update polarity is computed extemally to the array, by circuitry common for all cells on the same column, shown at the top of Figure 1 . This arrangement is most space efficient since only one row of cells needs to be updated at once. A global LEARN signal selects the mode of operation, learning or refresh. is implemented for simplicity, using a D/A signal on yDIA, ramped up in discrete steps synchronously with the alternating LSB. When the comparator flips sign, the instantaneous LSB value is sampled and latched to generate the update polarity Q(yk,), producing an update [ 121 
CONCLUSIONS
EXPERIMENTAL RESULTS
A micrograph of the 16 x 16 learning vector quantizer, implemented in 2 pm CMOS technology, is shown in Figure 5 . The chip is fully functional, and dissipates 2 mW from a 5 V supply at a 10 ksample/s parallel data rate.
The experimental distance metric is illustrated in Figure 6 , obtained by sweeping one of the 16 inputs while fixing the other inputs to the template values. The inverting offset of the metric is intended to interface the current output with the winner-take-all, which searches for maximum current -2, A fuzzy ART metric [2]
is obtained by bypassing one of the two differential currents from the array.
Results for dynamic refresh of the templates at 32-level quantization are shown in Learning tests which validate the functionality of the learning vector quantizer with adaptive updates according to (5) are illustrated in Figure 8 . The asymmetry in charging rate for upward and downward transitions is caused by transistor mismatch. Further experiments are currently underway to characterize system-level performance, for applications in speech coding and reconstruction.
We presented a parallel architecture and corresponding analog VLSI implementation of a learning vector quantizer, fabricated in a CMOS-compatible BiCMOS process. The chip is fully functional, and can be configured for neural variants on VQ such as Fuzzy ART and Kohonen self-organizing maps. The chip incorporates analog storage of the templates, sharing the same circuitry used for learning. With a dense cell size of 70 x 80 X units in scalable MOSIS technology, the integration of a 200-input, 1000-category classifier is feasible in a 0.35 pm CMOS process. [ 11 A. Gersho and R.M. Gray, Vector Quantization and Signal Compression, Norwell, MA: Kluwer, 1992 
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